mem_read_chipid.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. // Copyright 2021 IOsetting <iosetting(at)outlook.com>
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. //
  7. // http://www.apache.org/licenses/LICENSE-2.0
  8. //
  9. // Unless required by applicable law or agreed to in writing, software
  10. // distributed under the License is distributed on an "AS IS" BASIS,
  11. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12. // See the License for the specific language governing permissions and
  13. // limitations under the License.
  14. /**
  15. * Built-in Readonly CHIPID on following MCU types with firmwaire version >= 7.4.4
  16. * STC8H8K64U,
  17. * STC8H4K64LCD,
  18. * STC8H4K64TLR,
  19. * STC8H4K64TLCD
  20. */
  21. #include "fw_hal.h"
  22. uint8_t __XDATA i, buff[32] = {0};
  23. void PrintBuff(void)
  24. {
  25. for (i = 0; i < 32; i++)
  26. {
  27. UART1_TxHex(*(buff + i));
  28. if (i % 8 == 7) UART1_TxChar(0x20);
  29. }
  30. UART1_TxString("\r\n STC8H8K64U ");
  31. UART1_TxString("\r\nCPUID: ");
  32. for (i = 0; i < 7; i++)
  33. {
  34. UART1_TxHex(*(buff + i));
  35. }
  36. UART1_TxString("\r\nVref 1.19V: 0x");
  37. UART1_TxHex(*(buff + i++));
  38. UART1_TxHex(*(buff + i++));
  39. UART1_TxString("\r\n32KHz: 0x");
  40. UART1_TxHex(*(buff + i++));
  41. UART1_TxHex(*(buff + i++));
  42. UART1_TxString("\r\n22.1184MHz: 0x");
  43. UART1_TxHex(*(buff + i++));
  44. UART1_TxString("\r\n24MHz: 0x");
  45. UART1_TxHex(*(buff + i++));
  46. UART1_TxString("\r\n20MHz 27MHz: 0x");
  47. UART1_TxHex(*(buff + i++));
  48. UART1_TxString("\r\n27MHz 30MHz: 0x");
  49. UART1_TxHex(*(buff + i++));
  50. UART1_TxString("\r\n30MHz 33.1176MHz: 0x");
  51. UART1_TxHex(*(buff + i++));
  52. UART1_TxString("\r\n33.1776MHz 35MHz: 0x");
  53. UART1_TxHex(*(buff + i++));
  54. UART1_TxString("\r\n35MHz 36.864MHz: 0x");
  55. UART1_TxHex(*(buff + i++));
  56. UART1_TxString("\r\n36.864MHz 40MHz: 0x");
  57. UART1_TxHex(*(buff + i++));
  58. UART1_TxString("\r\n40MHz 44.2368MHz: 0x");
  59. UART1_TxHex(*(buff + i++));
  60. UART1_TxString("\r\n45MHz 48MHz: 0x");
  61. UART1_TxHex(*(buff + i++));
  62. UART1_TxString("\r\nVRTRIM 6MHz: 0x");
  63. UART1_TxHex(*(buff + i++));
  64. UART1_TxString("\r\nVRTRIM 10MHz: 0x");
  65. UART1_TxHex(*(buff + i++));
  66. UART1_TxString("\r\nVRTRIM 27MHz: 0x");
  67. UART1_TxHex(*(buff + i++));
  68. UART1_TxString("\r\nVRTRIM 44MHz: 0x");
  69. UART1_TxHex(*(buff + i++));
  70. UART1_TxString("\r\n00: 0x");
  71. UART1_TxHex(*(buff + i++));
  72. UART1_TxString("\r\n\r\n");
  73. UART1_TxString("Current IRCBAND:");
  74. UART1_TxHex(IRCBAND);
  75. UART1_TxString(", VRTRIM:");
  76. UART1_TxHex(VRTRIM);
  77. UART1_TxString(", IRTRIM:");
  78. UART1_TxHex(IRTRIM);
  79. UART1_TxString(", LIRTRIM:");
  80. UART1_TxHex(LIRTRIM);
  81. UART1_TxString("\r\n\r\n");
  82. }
  83. void ItrimScan(uint8_t ircband, uint8_t vrtrim_limit, uint8_t irtrim_limit)
  84. {
  85. uint8_t i = 0, j = 0;
  86. while (i++ < vrtrim_limit)
  87. {
  88. j = 0;
  89. while (j++ < irtrim_limit)
  90. {
  91. SYS_SetFOSC(ircband, i, j, 0);
  92. SYS_Delay(10);
  93. PrintBuff();
  94. }
  95. }
  96. }
  97. void main(void)
  98. {
  99. SYS_SetClock();
  100. // UART1 configuration: baud 115200 with Timer2, 1T mode, no interrupt
  101. UART1_Config8bitUart(UART1_BaudSource_Timer2, HAL_State_ON, 115200);
  102. MEM_ReadChipID(buff);
  103. PrintBuff();
  104. while(1)
  105. {
  106. /**
  107. * Uncomment this line if vrtrim and irtrim are unknown,
  108. * this will scan all possible vrtrim and irtrim values between [0, 0xE0]
  109. */
  110. //ItrimScan(__CONF_IRCBAND, 0xE0, 0xE0);
  111. }
  112. }